A Sub-fs-FoM Digital LDO Using PMOS and NMOS Arrays With Fully Integrated 7.2-pF Total Capacitance
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Maeng, Junyoung | - |
dc.contributor.author | Shim, Minseob | - |
dc.contributor.author | Jeong, Junwon | - |
dc.contributor.author | Park, Inho | - |
dc.contributor.author | Park, Yunsoo | - |
dc.contributor.author | Kim, Chulwoo | - |
dc.date.accessioned | 2021-08-30T22:33:26Z | - |
dc.date.available | 2021-08-30T22:33:26Z | - |
dc.date.created | 2021-06-18 | - |
dc.date.issued | 2020-06 | - |
dc.identifier.issn | 0018-9200 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/55601 | - |
dc.description.abstract | A digital low-dropout (DLDO) regulator using p-type MOS (PMOS) and n-type MOS (NMOS) switches is proposed to achieve a sub-fs speed figure-of-merit (FoM) by reducing the total capacitance (C-TOT) and accomplishing a comparable output voltage droop (Delta V-OUT) during a load transition. The proposed DLDO uses the segmented PMOS switches to fully turn on the NMOS array, which strengthens the intrinsic NMOS loop and maintains the undershoot and overshoot voltages of 88 and 42 mV, respectively, during an 88.4-mA load transition. In addition, with the aid of the proposed voltage doubler (VD)-based periodically refreshed level shifter (PRLS), the total capacitance of DLDO to drive NMOS array is reduced to 7.2 pF, which is 3.3x smaller than that of previous work, extending the input voltage (V-IN) and load current (I-LOAD) ranges up to 0.9 V and 140 mA, respectively. The proposed DLDO is fabricated using a 28-nm CMOS process and achieves a 0.12-fs speed FoM that is 42.5x smaller than the state-of-the-art designs. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.subject | LOW-DROPOUT REGULATOR | - |
dc.subject | POWER-SUPPLY REJECTION | - |
dc.subject | VOLTAGE REGULATOR | - |
dc.subject | CMOS | - |
dc.title | A Sub-fs-FoM Digital LDO Using PMOS and NMOS Arrays With Fully Integrated 7.2-pF Total Capacitance | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Chulwoo | - |
dc.identifier.doi | 10.1109/JSSC.2019.2952132 | - |
dc.identifier.scopusid | 2-s2.0-85085655889 | - |
dc.identifier.wosid | 000538162500016 | - |
dc.identifier.bibliographicCitation | IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.55, no.6, pp.1624 - 1636 | - |
dc.relation.isPartOf | IEEE JOURNAL OF SOLID-STATE CIRCUITS | - |
dc.citation.title | IEEE JOURNAL OF SOLID-STATE CIRCUITS | - |
dc.citation.volume | 55 | - |
dc.citation.number | 6 | - |
dc.citation.startPage | 1624 | - |
dc.citation.endPage | 1636 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | LOW-DROPOUT REGULATOR | - |
dc.subject.keywordPlus | POWER-SUPPLY REJECTION | - |
dc.subject.keywordPlus | VOLTAGE REGULATOR | - |
dc.subject.keywordPlus | CMOS | - |
dc.subject.keywordAuthor | Capacitively coupled level shifter (CCLS) | - |
dc.subject.keywordAuthor | digital low-dropout (DLDO) regulator | - |
dc.subject.keywordAuthor | fully integrated voltage regulator | - |
dc.subject.keywordAuthor | periodic charge refresh | - |
dc.subject.keywordAuthor | power management | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
145 Anam-ro, Seongbuk-gu, Seoul, 02841, Korea+82-2-3290-2963
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.