An Energy-Quality Scalable STDP Based Sparse Coding Processor With On-Chip Learning Capability
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Heetak | - |
dc.contributor.author | Tang, Hoyoung | - |
dc.contributor.author | Choi, Woong | - |
dc.contributor.author | Park, Jongsun | - |
dc.date.accessioned | 2021-08-31T11:32:44Z | - |
dc.date.available | 2021-08-31T11:32:44Z | - |
dc.date.created | 2021-06-18 | - |
dc.date.issued | 2020-02 | - |
dc.identifier.issn | 1932-4545 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/57852 | - |
dc.description.abstract | Two main bottlenecks encountered when implementing energy-efficient spike-timing-dependent plasticity (STDP) based sparse coding, are the complex computation of winner-take-all (WTA) operation and repetitive neuronal operations in the time domain processing. In this article, we present an energy-efficient STDP based sparse coding processor. The low-cost hardware is based on the algorithmic reduction techniques as following: First, the complex WTA operation is simplified based on the prediction of spike emitting neurons. Sparsity based approximation in spatial and temporal domain are also efficiently exploited to remove the redundant neurons with negligible algorithmic accuracy loss. We designed and implemented the hardware of the STDP based sparse coding using 65nm CMOS process. By exploiting input sparsity, the proposed SNN architecture can dynamically trade off algorithmic quality for computation energy (up to 74%) for Natural image (maximum 0.01 RMSE increment) and MNIST (no accuracy loss) applications. In the inference mode of operations, the SNN hardware achieves the throughput of 374 Mpixels/s and 840.2 GSOP/s with the energy-efficiency of 781.52 pJ/pixel and 0.35 pJ/SOP. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.subject | NEURAL-NETWORK | - |
dc.subject | PLASTICITY | - |
dc.subject | NEURONS | - |
dc.title | An Energy-Quality Scalable STDP Based Sparse Coding Processor With On-Chip Learning Capability | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Park, Jongsun | - |
dc.identifier.doi | 10.1109/TBCAS.2019.2963676 | - |
dc.identifier.scopusid | 2-s2.0-85079356183 | - |
dc.identifier.wosid | 000515686500012 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, v.14, no.1, pp.125 - 137 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS | - |
dc.citation.title | IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS | - |
dc.citation.volume | 14 | - |
dc.citation.number | 1 | - |
dc.citation.startPage | 125 | - |
dc.citation.endPage | 137 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Biomedical | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | NEURAL-NETWORK | - |
dc.subject.keywordPlus | PLASTICITY | - |
dc.subject.keywordPlus | NEURONS | - |
dc.subject.keywordAuthor | Neuromorphic system | - |
dc.subject.keywordAuthor | on-chip learning | - |
dc.subject.keywordAuthor | sparse coding | - |
dc.subject.keywordAuthor | spiking neural network | - |
dc.subject.keywordAuthor | spike timing dependent plasticity (STDP) | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.