A 9 Gb/s/ch Transceiver With Reference-Less Data-Embedded Pseudo-Differential Clock Signaling for Graphics Memory Interfaces
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Song, Junyoung | - |
dc.contributor.author | Kim, Yongtae | - |
dc.contributor.author | Kim, Chulwoo | - |
dc.date.accessioned | 2021-08-31T22:46:26Z | - |
dc.date.available | 2021-08-31T22:46:26Z | - |
dc.date.created | 2021-06-19 | - |
dc.date.issued | 2019-12 | - |
dc.identifier.issn | 1549-7747 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/61411 | - |
dc.description.abstract | A 9 Gb/s/ch transceiver with a reference-less data-embedded pseudo-differential clock signaling (RDCS) for graphics memory interfaces is proposed in a 65-nm CMOS technology. In the RDCS transceiver, the output data is embedded into differential clock signal by adopting a multi-level amplitude modulation in the transmitter (TX), and the data is recovered by extracting the data information from clock signal without reference clock in the receiver (RX) side. Because the data is synchronized with the clock at the TX, the received data can be recovered without DLL in the RX side. In addition, the additional pins required in the graphics memory interfaces can be removed by applying the proposed RDCS. The proposed design achieves less than 10(-12) bit error rate with 9 Gb/s/ch data rate, and measured jitter in the recovered clock is 1.42 ps(RMS). In addition, the power efficiencies of the TX and RX are 2.33 and 1.03 pJ/bit, respectively. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | A 9 Gb/s/ch Transceiver With Reference-Less Data-Embedded Pseudo-Differential Clock Signaling for Graphics Memory Interfaces | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Chulwoo | - |
dc.identifier.doi | 10.1109/TCSII.2019.2893498 | - |
dc.identifier.scopusid | 2-s2.0-85076988169 | - |
dc.identifier.wosid | 000502732700012 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.66, no.12, pp.1982 - 1986 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | - |
dc.citation.title | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | - |
dc.citation.volume | 66 | - |
dc.citation.number | 12 | - |
dc.citation.startPage | 1982 | - |
dc.citation.endPage | 1986 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | Clocks | - |
dc.subject.keywordAuthor | Graphics | - |
dc.subject.keywordAuthor | Pins | - |
dc.subject.keywordAuthor | Graphics processing units | - |
dc.subject.keywordAuthor | Transceivers | - |
dc.subject.keywordAuthor | Random access memory | - |
dc.subject.keywordAuthor | Timing | - |
dc.subject.keywordAuthor | DRAM | - |
dc.subject.keywordAuthor | graphics DRAM | - |
dc.subject.keywordAuthor | multi-level signaling | - |
dc.subject.keywordAuthor | transceiver | - |
dc.subject.keywordAuthor | memory interface | - |
dc.subject.keywordAuthor | reference-less interface | - |
dc.subject.keywordAuthor | data-embedded clock signaling | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.