A Digital LDO Regulator With a Self-Clocking Burst Logic for Ultralow Power Applications
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Yun, Seong Jin | - |
dc.contributor.author | Lee, Jiseong | - |
dc.contributor.author | Im, Yun Chan | - |
dc.contributor.author | Kim, Yong Sin | - |
dc.date.accessioned | 2021-09-01T05:09:19Z | - |
dc.date.available | 2021-09-01T05:09:19Z | - |
dc.date.created | 2021-06-18 | - |
dc.date.issued | 2019-10 | - |
dc.identifier.issn | 1063-8210 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/62759 | - |
dc.description.abstract | Conventional capless digital low-dropout (DLDO) regulators adopt either a high-speed clock or the burst mode at the expense of a larger quiescent current in order to overcome the degradation of the load transient response caused by the absence of an external capacitor, which causes high power consumption. In this paper, a capless DLDO regulator with a self-clocking burst logic for ultralow power applications is proposed. The self-generated clock in the burst mode of the proposed burst logic is activated temporally in order to achieve both faster load transient response and lower quiescent current. The proposed DLDO regulator is implemented in 14-nm FinFET CMOS technology. The quiescent current and figure-of-merit (FoM) of the proposed DLDO regulator are 0.69 mu A and 0.097 ps, respectively, with an active area of 0.0035 mm(2), excluding a 0.1-nF integrated output capacitor. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.subject | LOW-DROPOUT REGULATOR | - |
dc.subject | VOLTAGE REGULATOR | - |
dc.subject | FAST-TRANSIENT | - |
dc.subject | MANAGEMENT | - |
dc.subject | CMOS | - |
dc.title | A Digital LDO Regulator With a Self-Clocking Burst Logic for Ultralow Power Applications | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Yong Sin | - |
dc.identifier.doi | 10.1109/TVLSI.2019.2920910 | - |
dc.identifier.scopusid | 2-s2.0-85077690807 | - |
dc.identifier.wosid | 000489728200002 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.27, no.10, pp.2237 - 2245 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | - |
dc.citation.title | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | - |
dc.citation.volume | 27 | - |
dc.citation.number | 10 | - |
dc.citation.startPage | 2237 | - |
dc.citation.endPage | 2245 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | LOW-DROPOUT REGULATOR | - |
dc.subject.keywordPlus | VOLTAGE REGULATOR | - |
dc.subject.keywordPlus | FAST-TRANSIENT | - |
dc.subject.keywordPlus | MANAGEMENT | - |
dc.subject.keywordPlus | CMOS | - |
dc.subject.keywordAuthor | Burst mode | - |
dc.subject.keywordAuthor | digital low-dropout (DLDO) regulator | - |
dc.subject.keywordAuthor | low quiescent current | - |
dc.subject.keywordAuthor | self-generated temporal clock | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.