Improved Perturbation Vector Generation Method for Accurate SRAM Yield Estimation
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Choi, Woong | - |
dc.contributor.author | Park, Jongsun | - |
dc.date.accessioned | 2021-09-03T02:12:29Z | - |
dc.date.available | 2021-09-03T02:12:29Z | - |
dc.date.created | 2021-06-16 | - |
dc.date.issued | 2017-09 | - |
dc.identifier.issn | 0278-0070 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/82352 | - |
dc.description.abstract | Accurate yield estimation under parametric variation is one of the most integral parts for robust and nonwasted circuit design. In particular, due to the significant impact of disparity on the high-replication circuit, precise yield estimation is essential in SRAM design. In this paper, we propose an enhanced perturbation vector generation method to improve the accuracy of the yield estimation of the conventional direct SRAM yield computation method, which are access disturb margin (ADM) and write margin (WRM) first, by splitting the concave yield metric space, the estimation error caused by linear approximation can be significantly reduced with minor increase in simulation runtime. In addition, to compensate the inaccuracy of the conventional perturbation vector, a calibration method to reflect the multi-dc condition in SRAM assist operations is also proposed. Numerical results show that 37% improved estimation accuracy and 29% reduced estimation error can be achieved compared to the conventional ADM/WRM in the wide voltage range. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | Improved Perturbation Vector Generation Method for Accurate SRAM Yield Estimation | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Park, Jongsun | - |
dc.identifier.doi | 10.1109/TCAD.2016.2629446 | - |
dc.identifier.scopusid | 2-s2.0-85029478259 | - |
dc.identifier.wosid | 000408149500008 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.36, no.9, pp.1511 - 1521 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | - |
dc.citation.title | IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | - |
dc.citation.volume | 36 | - |
dc.citation.number | 9 | - |
dc.citation.startPage | 1511 | - |
dc.citation.endPage | 1521 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Interdisciplinary Applications | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | Access disturb margin (ADM) | - |
dc.subject.keywordAuthor | Monte Carlo | - |
dc.subject.keywordAuthor | N-curve | - |
dc.subject.keywordAuthor | SRAM | - |
dc.subject.keywordAuthor | write margin (WRM) | - |
dc.subject.keywordAuthor | yield | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.