Investigation of the layout and optical proximity correction effects to control the trench etching process on 4H-SiC
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kyoung, Sinsu | - |
dc.contributor.author | Jung, Eun-Sik | - |
dc.contributor.author | Sung, Man Young | - |
dc.date.accessioned | 2021-09-03T04:11:28Z | - |
dc.date.available | 2021-09-03T04:11:28Z | - |
dc.date.created | 2021-06-16 | - |
dc.date.issued | 2017-07 | - |
dc.identifier.issn | 1738-8090 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/82885 | - |
dc.description.abstract | Although trench gate and super-junction technology have micro-trench problems when applied to the SiC process due to the material characteristics. In this paper, area effects are analyzed from the test element group with various patterns and optical proximity correction (OPC) methods are proposed and analyzed to reduce micro-trenches in the SiC trench etching process. First, the loading effects were analyzed from pattern samples with various trench widths (W-t). From experiments, the area must limited under a proper size for a uniform etching profile and reduced micro-trenches because a wider area accelerates the etch rate. Second, the area effects were more severely unbalanced at corner patterns because the corner pattern necessarily has an in-corner and out-corner that have different etching areas to each other. We can balance areas using OPC patterns to overcome this. Experiments with OPC represented improved micro-trench profile from when comparing differences of trench depth (Delta d(t)) at out corner and in corner. As a result, the area effects can be used to improve the trench profile with optimized etching process conditions. Therefore, the trench gate and super-junction pillar of the SiC power MOSFET can have an improved uniform profile without micro-trenches using proper design and OPC. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | KOREAN INST METALS MATERIALS | - |
dc.subject | SILICON | - |
dc.title | Investigation of the layout and optical proximity correction effects to control the trench etching process on 4H-SiC | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Sung, Man Young | - |
dc.identifier.doi | 10.1007/s13391-017-1721-z | - |
dc.identifier.scopusid | 2-s2.0-85021124202 | - |
dc.identifier.wosid | 000404005700013 | - |
dc.identifier.bibliographicCitation | ELECTRONIC MATERIALS LETTERS, v.13, no.4, pp.368 - 372 | - |
dc.relation.isPartOf | ELECTRONIC MATERIALS LETTERS | - |
dc.citation.title | ELECTRONIC MATERIALS LETTERS | - |
dc.citation.volume | 13 | - |
dc.citation.number | 4 | - |
dc.citation.startPage | 368 | - |
dc.citation.endPage | 372 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.identifier.kciid | ART002244889 | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | kci | - |
dc.relation.journalResearchArea | Materials Science | - |
dc.relation.journalWebOfScienceCategory | Materials Science, Multidisciplinary | - |
dc.subject.keywordPlus | SILICON | - |
dc.subject.keywordAuthor | area effect | - |
dc.subject.keywordAuthor | micro-trench | - |
dc.subject.keywordAuthor | 4H-SiC trench etching | - |
dc.subject.keywordAuthor | loading effect | - |
dc.subject.keywordAuthor | RIE lagging | - |
dc.subject.keywordAuthor | OPC | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.