Novel Folded-KES Architecture for High-Speed and Area-Efficient BCH Decoders
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Park, Byeonggil | - |
dc.contributor.author | An, Seungyong | - |
dc.contributor.author | Park, Jongsun | - |
dc.contributor.author | Lee, Youngjoo | - |
dc.date.accessioned | 2021-09-03T06:54:49Z | - |
dc.date.available | 2021-09-03T06:54:49Z | - |
dc.date.created | 2021-06-16 | - |
dc.date.issued | 2017-05 | - |
dc.identifier.issn | 1549-7747 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/83666 | - |
dc.description.abstract | In this brief, we present a novel folding technique for high-speed and low-cost Bose-Chaudhuri-Hocquenghem (BCH) decoders. In the conventional BCH decoder, the critical path lies on the Galois-field (GF) multiplier of the key equation solver, where the speedup of the critical path is very difficult due to a significant area increase. In the proposed work, the regularly structured GF multiplier is introduced to be efficiently folded to reduce the complexity and the critical delay. Moreover, the conventional global folding scheme can be applied to further reduce the hardware costs. The implementation results show that the proposed folding scheme enhances the area efficiency by 1.73 and 1.9 times in the Digital Video Broadcasting-Satellite-Second Generation system and the storage controller, respectively. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.subject | HIGH-THROUGHPUT | - |
dc.title | Novel Folded-KES Architecture for High-Speed and Area-Efficient BCH Decoders | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Park, Jongsun | - |
dc.identifier.doi | 10.1109/TCSII.2016.2596777 | - |
dc.identifier.scopusid | 2-s2.0-85018865680 | - |
dc.identifier.wosid | 000400568700011 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.64, no.5, pp.535 - 539 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | - |
dc.citation.title | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | - |
dc.citation.volume | 64 | - |
dc.citation.number | 5 | - |
dc.citation.startPage | 535 | - |
dc.citation.endPage | 539 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | HIGH-THROUGHPUT | - |
dc.subject.keywordAuthor | Bose-Chaudhuri-Hocquenghem (BCH) decoder | - |
dc.subject.keywordAuthor | folded Galois-field (GF) multiplier | - |
dc.subject.keywordAuthor | hybrid folded key equation solver (KES) | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.