P-DRAMSim2: Exploiting thread-level parallelism in DRAMSim2
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Han, Miseon | - |
dc.contributor.author | Kima, Seon Wook | - |
dc.contributor.author | Kim, Minseong | - |
dc.contributor.author | Han, Youngsun | - |
dc.date.accessioned | 2021-09-03T07:05:05Z | - |
dc.date.available | 2021-09-03T07:05:05Z | - |
dc.date.created | 2021-06-16 | - |
dc.date.issued | 2017-04-25 | - |
dc.identifier.issn | 1349-2543 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/83724 | - |
dc.description.abstract | Recently, with the increasing popularity of data-centric applications, the demand for greater data storage capacities is also growing rapidly. Due to the increased memory footprints, memory system simulators are confronted with serious limitations in exploring memory system behaviors and performances, as the simulation takes enormous time compared to execution in real systems. Furthermore, since emerging memory technologies such as PCM and STT-RAM are designed to execute additional algorithms for enhancing wear-leveling, reducing bit flips, etc., the limitations become worse. To resolve these problems, we propose P-DRAMSim2 that accelerates the most popularly used DRAMSim2, a state-of-the-art memory simulator, by exploiting thread-level parallelism. From our experiment, we obtained up to 15.4x and 15.7x of speedups when simulating DRAM and PCM systems, respectively, with 16 command threads compared to serial execution without any loss of accuracy. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG | - |
dc.subject | MEMORY | - |
dc.title | P-DRAMSim2: Exploiting thread-level parallelism in DRAMSim2 | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kima, Seon Wook | - |
dc.identifier.doi | 10.1587/elex.14.20170591 | - |
dc.identifier.scopusid | 2-s2.0-85027167632 | - |
dc.identifier.wosid | 000410738900006 | - |
dc.identifier.bibliographicCitation | IEICE ELECTRONICS EXPRESS, v.14, no.15 | - |
dc.relation.isPartOf | IEICE ELECTRONICS EXPRESS | - |
dc.citation.title | IEICE ELECTRONICS EXPRESS | - |
dc.citation.volume | 14 | - |
dc.citation.number | 15 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | MEMORY | - |
dc.subject.keywordAuthor | memory system simulator | - |
dc.subject.keywordAuthor | parallelization | - |
dc.subject.keywordAuthor | DRAMSim2 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.