Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Behavior of subthreshold conduction in junctionless transistors

Full metadata record
DC Field Value Language
dc.contributor.authorPark, So Jeong-
dc.contributor.authorJeon, Dae-Young-
dc.contributor.authorMontes, Laurent-
dc.contributor.authorMouis, Mireille-
dc.contributor.authorBarraud, Sylvain-
dc.contributor.authorKim, Gyu-Tae-
dc.contributor.authorGhibaudo, Gerard-
dc.date.accessioned2021-09-03T19:43:55Z-
dc.date.available2021-09-03T19:43:55Z-
dc.date.created2021-06-16-
dc.date.issued2016-10-
dc.identifier.issn0038-1101-
dc.identifier.urihttps://scholar.korea.ac.kr/handle/2021.sw.korea/87433-
dc.description.abstractIn this work, the effect of high channel doping concentration and unique structure of junctionless transistors (JLTs) is investigated in the subthreshold conduction regime. Both experimental results and simulation work show that JLTs have reduced portion of the diffusion conduction and lower effective barrier height between source/drain and the silicon channel in subthreshold regime, compared to conventional inversion-mode (IM) transistors. Finally, it leads to a relatively large DIBL value in JLTs, owing to degraded gate controllability on channel region and strong drain bias effect. However, JLTs showed a better immunity against short channel effect in terms of degradation of the effective barrier height value. (C) 2016 Elsevier Ltd. All rights reserved.-
dc.languageEnglish-
dc.language.isoen-
dc.publisherPERGAMON-ELSEVIER SCIENCE LTD-
dc.subjectELECTRICAL CHARACTERISTICS-
dc.subjectNANOWIRE TRANSISTORS-
dc.subjectVOLTAGE-
dc.subjectMOSFET-
dc.titleBehavior of subthreshold conduction in junctionless transistors-
dc.typeArticle-
dc.contributor.affiliatedAuthorKim, Gyu-Tae-
dc.identifier.doi10.1016/j.sse.2016.06.007-
dc.identifier.scopusid2-s2.0-84979695555-
dc.identifier.wosid000382252000011-
dc.identifier.bibliographicCitationSOLID-STATE ELECTRONICS, v.124, pp.58 - 63-
dc.relation.isPartOfSOLID-STATE ELECTRONICS-
dc.citation.titleSOLID-STATE ELECTRONICS-
dc.citation.volume124-
dc.citation.startPage58-
dc.citation.endPage63-
dc.type.rimsART-
dc.type.docTypeArticle-
dc.description.journalClass1-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.relation.journalResearchAreaEngineering-
dc.relation.journalResearchAreaPhysics-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.relation.journalWebOfScienceCategoryPhysics, Applied-
dc.relation.journalWebOfScienceCategoryPhysics, Condensed Matter-
dc.subject.keywordPlusELECTRICAL CHARACTERISTICS-
dc.subject.keywordPlusNANOWIRE TRANSISTORS-
dc.subject.keywordPlusVOLTAGE-
dc.subject.keywordPlusMOSFET-
dc.subject.keywordAuthorJunctionless transistors (JLT)-
dc.subject.keywordAuthorSubthreshold conduction-
dc.subject.keywordAuthorLess effective barrier height-
dc.subject.keywordAuthorSubthreshold slope-
dc.subject.keywordAuthorDiffusion current-
dc.subject.keywordAuthorDIBL-
Files in This Item
There are no files associated with this item.
Appears in
Collections
College of Engineering > School of Electrical Engineering > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Kim, Gyu Tae photo

Kim, Gyu Tae
College of Engineering (School of Electrical Engineering)
Read more

Altmetrics

Total Views & Downloads

BROWSE