Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Low temperature characterization of mobility in 14 nm FD-SOI CMOS devices under interface coupling conditions

Full metadata record
DC Field Value Language
dc.contributor.authorShin, Minju-
dc.contributor.authorShi, Ming-
dc.contributor.authorMouis, Mireille-
dc.contributor.authorCros, Antoine-
dc.contributor.authorJosse, Emmanuel-
dc.contributor.authorKim, Gyu-Tae-
dc.contributor.authorGhibaudo, Gerard-
dc.date.accessioned2021-09-04T15:19:12Z-
dc.date.available2021-09-04T15:19:12Z-
dc.date.created2021-06-18-
dc.date.issued2015-06-
dc.identifier.issn0038-1101-
dc.identifier.urihttps://scholar.korea.ac.kr/handle/2021.sw.korea/93307-
dc.description.abstractIn this work, we demonstrate the powerful methodology of electronic transport characterization in highly scaled (down to 14 nm-node) FDSOI CMOS devices using cryogenic operation under interface coupling ineasurement condition. Thanks to this approach, the underlying scattering mechanisms were revealed in terms of their origin and diffusion center location. At first we study quantitatively transport behavior induced by the high-k/metal gate stack in long channel case, and then we investigate the transport properties evolution in highly scaled devices. Mobility degradation in short devices is shown to stem from additional scattering mechanisms, unlike long channel devices, which are attributed to process-induced defects near source and drain region. Especially in PMOS devices, channel-material related defects which could be denser close to front interface also induce mobility degradation. (C) 2014 Elsevier Ltd. All rights reserved.-
dc.languageEnglish-
dc.language.isoen-
dc.publisherPERGAMON-ELSEVIER SCIENCE LTD-
dc.subjectCARRIER TRANSPORT-
dc.subjectMOSFETS-
dc.subjectULTRATHIN-
dc.titleLow temperature characterization of mobility in 14 nm FD-SOI CMOS devices under interface coupling conditions-
dc.typeArticle-
dc.contributor.affiliatedAuthorKim, Gyu-Tae-
dc.identifier.doi10.1016/j.sse.2014.12.013-
dc.identifier.scopusid2-s2.0-84925587194-
dc.identifier.wosid000353004400007-
dc.identifier.bibliographicCitationSOLID-STATE ELECTRONICS, v.108, pp.30 - 35-
dc.relation.isPartOfSOLID-STATE ELECTRONICS-
dc.citation.titleSOLID-STATE ELECTRONICS-
dc.citation.volume108-
dc.citation.startPage30-
dc.citation.endPage35-
dc.type.rimsART-
dc.type.docTypeArticle; Proceedings Paper-
dc.description.journalClass1-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.relation.journalResearchAreaEngineering-
dc.relation.journalResearchAreaPhysics-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.relation.journalWebOfScienceCategoryPhysics, Applied-
dc.relation.journalWebOfScienceCategoryPhysics, Condensed Matter-
dc.subject.keywordPlusCARRIER TRANSPORT-
dc.subject.keywordPlusMOSFETS-
dc.subject.keywordPlusULTRATHIN-
dc.subject.keywordAuthorUTBB FD-SOI-
dc.subject.keywordAuthorLow temperature characterization-
dc.subject.keywordAuthorInterface-coupling measurement-
dc.subject.keywordAuthorElectronics transport-
Files in This Item
There are no files associated with this item.
Appears in
Collections
College of Engineering > School of Electrical Engineering > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Kim, Gyu Tae photo

Kim, Gyu Tae
공과대학 (전기전자공학부)
Read more

Altmetrics

Total Views & Downloads

BROWSE