Program Cache Busy Time Control Method for Reducing Peak Current Consumption of NAND Flash Memory in SSD Applications
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Park, Se-Chun | - |
dc.contributor.author | Kim, You-Sung | - |
dc.contributor.author | Cho, Ho-Youb | - |
dc.contributor.author | Choi, Sung-Dae | - |
dc.contributor.author | Yoon, Mi-Sun | - |
dc.contributor.author | Kim, Tae-Yun | - |
dc.contributor.author | Park, Kun-Woo | - |
dc.contributor.author | Park, Jongsun | - |
dc.contributor.author | Kim, Soo-Won | - |
dc.date.accessioned | 2021-09-05T04:26:06Z | - |
dc.date.available | 2021-09-05T04:26:06Z | - |
dc.date.created | 2021-06-15 | - |
dc.date.issued | 2014-10 | - |
dc.identifier.issn | 1225-6463 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/97180 | - |
dc.description.abstract | In current NAND flash design, one of the most challenging issues is reducing peak current consumption (peak ICC), as it leads to peak power drop, which can cause malfunctions in NAND flash memory. This paper presents an efficient approach for reducing the peak ICC of the cache program in NAND flash memory - namely, a program Cache Busy lime (tPCBSY control method The proposed tPCBSY control method is based on the interesting observation that the array program current (ICC2) is mainly decided by the bit-line bias condition. In the proposed approach, when peak ICC2 becomes larger than a threshold value, which is determined by a cache loop number; cache data cannot be loaded to the cache buffer (CB). On the other hand, when peak ICC2 is smaller than the threshold level, cache data can be loaded to the CB. As a result, the peak ICC of the cache program is reduced by 32% at the least significant bit page and by 15% at the most significant bit page. In addition, the program throughput reaches 20 MB/s in multiplane cache program operation, without restrictions caused by a drop in peak power due to cache program operations in a solid-state drive. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | WILEY | - |
dc.title | Program Cache Busy Time Control Method for Reducing Peak Current Consumption of NAND Flash Memory in SSD Applications | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Park, Jongsun | - |
dc.contributor.affiliatedAuthor | Kim, Soo-Won | - |
dc.identifier.doi | 10.4218/etrij.14.0213.0537 | - |
dc.identifier.scopusid | 2-s2.0-84907484977 | - |
dc.identifier.wosid | 000342856900022 | - |
dc.identifier.bibliographicCitation | ETRI JOURNAL, v.36, no.5, pp.876 - 879 | - |
dc.relation.isPartOf | ETRI JOURNAL | - |
dc.citation.title | ETRI JOURNAL | - |
dc.citation.volume | 36 | - |
dc.citation.number | 5 | - |
dc.citation.startPage | 876 | - |
dc.citation.endPage | 879 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.identifier.kciid | ART001915174 | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | kci | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Telecommunications | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Telecommunications | - |
dc.subject.keywordAuthor | NAND flash memory | - |
dc.subject.keywordAuthor | solid-state drive | - |
dc.subject.keywordAuthor | peak current consumption | - |
dc.subject.keywordAuthor | bit line | - |
dc.subject.keywordAuthor | cache program | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.