Analytical Study of Interfacial Layer Doping Effect on Contact Resistivity in Metal-Interfacial Layer-Ge Structure
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Jeong-Kyu | - |
dc.contributor.author | Kim, Gwang-Sik | - |
dc.contributor.author | Shin, Changhwan | - |
dc.contributor.author | Park, Jin-Hong | - |
dc.contributor.author | Saraswat, Krishna C. | - |
dc.contributor.author | Yu, Hyun-Yong | - |
dc.date.accessioned | 2021-09-05T07:23:46Z | - |
dc.date.available | 2021-09-05T07:23:46Z | - |
dc.date.created | 2021-06-15 | - |
dc.date.issued | 2014-07 | - |
dc.identifier.issn | 0741-3106 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/98100 | - |
dc.description.abstract | We present a new model to demonstrate the effect of heavily doped interfacial layer (IL) insertion on contact resistivity reduction in metal-germanium (Ge) structure. It is found that the doping of IL results in lowering Schottky barrier of Ge significantly, and based on this lowering effect, a metal-IL-semiconductor model is newly proposed. From this model, the abrupt reduction of contact resistivity is observed in heavily doped condition as IL thickness is increased, and the minimum contact resistivity for 1 x 10(20) cm(-3) doping concentration is reduced by x25 compared with that of undoped one. These results are promising toward enhancing the device performance of Ge MOSFET, which is for sub-22-nm CMOS technology. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | Analytical Study of Interfacial Layer Doping Effect on Contact Resistivity in Metal-Interfacial Layer-Ge Structure | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Yu, Hyun-Yong | - |
dc.identifier.doi | 10.1109/LED.2014.2323256 | - |
dc.identifier.scopusid | 2-s2.0-84903598514 | - |
dc.identifier.wosid | 000338662100006 | - |
dc.identifier.bibliographicCitation | IEEE ELECTRON DEVICE LETTERS, v.35, no.7, pp.705 - 707 | - |
dc.relation.isPartOf | IEEE ELECTRON DEVICE LETTERS | - |
dc.citation.title | IEEE ELECTRON DEVICE LETTERS | - |
dc.citation.volume | 35 | - |
dc.citation.number | 7 | - |
dc.citation.startPage | 705 | - |
dc.citation.endPage | 707 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | CMOS | - |
dc.subject.keywordAuthor | contact resistivity | - |
dc.subject.keywordAuthor | fermi level unpinning | - |
dc.subject.keywordAuthor | germanium | - |
dc.subject.keywordAuthor | interfacial layer | - |
dc.subject.keywordAuthor | ohmic contact | - |
dc.subject.keywordAuthor | Schottky barrier | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
145 Anam-ro, Seongbuk-gu, Seoul, 02841, Korea+82-2-3290-2963
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.