Reconfigurable CORDIC-Based Low-Power DCT Architecture Based on Data Priority
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Min-Woo | - |
dc.contributor.author | Yoon, Ji-Hwan | - |
dc.contributor.author | Park, Jongsun | - |
dc.date.accessioned | 2021-09-05T09:16:21Z | - |
dc.date.available | 2021-09-05T09:16:21Z | - |
dc.date.created | 2021-06-15 | - |
dc.date.issued | 2014-05 | - |
dc.identifier.issn | 1063-8210 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/98674 | - |
dc.description.abstract | This paper presents a low-power coordinate rotation digital computer (CORDIC)-based reconfigurable discrete cosine transform (DCT) architecture. The main idea of this paper is based on the interesting fact that all the computations in DCT are not equally important in generating the frequency domain outputs. Considering the importance difference in the DCT coefficients, the number of CORDIC iterations can be dynamically changed to efficiently tradeoff image quality for power consumption. Thus, the computational energy can be significantly reduced without seriously compromising the image quality. The proposed CORDIC-based 2-D DCT architecture is implemented using 0.13 mu m CMOS process, and the experimental results show that our reconfigurable DCT achieves power savings ranging from 22.9% to 52.2% over the CORDIC-based Loeffler DCT at the cost of minor image quality degradations. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | Reconfigurable CORDIC-Based Low-Power DCT Architecture Based on Data Priority | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Park, Jongsun | - |
dc.identifier.doi | 10.1109/TVLSI.2013.2263232 | - |
dc.identifier.scopusid | 2-s2.0-84899910390 | - |
dc.identifier.wosid | 000337159500010 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.22, no.5, pp.1060 - 1068 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | - |
dc.citation.title | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | - |
dc.citation.volume | 22 | - |
dc.citation.number | 5 | - |
dc.citation.startPage | 1060 | - |
dc.citation.endPage | 1068 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | Coordinate rotation digital computer (CORDIC) | - |
dc.subject.keywordAuthor | data priority | - |
dc.subject.keywordAuthor | discrete cosine transform (DCT) | - |
dc.subject.keywordAuthor | low-power | - |
dc.subject.keywordAuthor | reconfigurable architecture | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
145 Anam-ro, Seongbuk-gu, Seoul, 02841, Korea+82-2-3290-2963
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.