Investigation on the Performance of Vanadium-InZnO Thin Film Transistors Fabricated by Sol-Gel Method
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Choi, Jun Young | - |
dc.contributor.author | Kim, Sang Sig | - |
dc.contributor.author | Lee, Sang Yeol | - |
dc.date.accessioned | 2021-09-05T10:07:35Z | - |
dc.date.available | 2021-09-05T10:07:35Z | - |
dc.date.created | 2021-06-15 | - |
dc.date.issued | 2014-04 | - |
dc.identifier.issn | 1555-130X | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/98871 | - |
dc.description.abstract | We have investigated the Influence of the annealing temperature and incorporation of vanadium contents on the electrical properties of solution processed vanadium-indium-zinc oxide (VIZO) thin-film transistors (TFTs). At 300 degrees C annealing, the VIZO TFTs shows on/off ratio of 1.6 x 10(6) and filed effect mobility of 1.49 cm(2)/Vs. The threshold voltage (Vth) is shifted toward a negative direction and a field-effect mobility (mu(FE)) was increased with the increase of annealing temperature. Chemical, physical and electrical analysis on VIZO films and TFTs at various annealing temperatures were executed and compared. Vanadium could be expected to be role as a carrier suppressor in the VIZO system. This proposed that the performance of VIZO TFTs can be controlled by the V molar ratio in the VIZO based TFTs. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | AMER SCIENTIFIC PUBLISHERS | - |
dc.subject | ROOM-TEMPERATURE FABRICATION | - |
dc.title | Investigation on the Performance of Vanadium-InZnO Thin Film Transistors Fabricated by Sol-Gel Method | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Sang Sig | - |
dc.identifier.doi | 10.1166/jno.2014.1557 | - |
dc.identifier.wosid | 000341120500007 | - |
dc.identifier.bibliographicCitation | JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, v.9, no.2, pp.173 - 176 | - |
dc.relation.isPartOf | JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS | - |
dc.citation.title | JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS | - |
dc.citation.volume | 9 | - |
dc.citation.number | 2 | - |
dc.citation.startPage | 173 | - |
dc.citation.endPage | 176 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Science & Technology - Other Topics | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Nanoscience & Nanotechnology | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.subject.keywordPlus | ROOM-TEMPERATURE FABRICATION | - |
dc.subject.keywordAuthor | Solution Process | - |
dc.subject.keywordAuthor | VIZO | - |
dc.subject.keywordAuthor | Threshold Voltage | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.