쓰기 동작의 에너지 감소를 통한비터비 디코더 전용 저전력 임베디드 SRAM 설계Low Power Embedded Memory Design for Viterbi Decoder with Energy Optimized Write Operation
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
145 Anam-ro, Seongbuk-gu, Seoul, 02841, Korea+82-2-3290-2963
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.