Pipelined CPU Design With FPGA in Teaching Computer Architecture
- Authors
- Lee, Jong Hyuk; Lee, Seung Eun; Yu, Heon Chang; Suh, Taeweon
- Issue Date
- 8월-2012
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- Keywords
- Computer architecture; education; field programmable gate array (FPGA); hands-on learning; incremental learning; pipeline; problem-based learning (PBL)
- Citation
- IEEE TRANSACTIONS ON EDUCATION, v.55, no.3, pp.341 - 348
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEEE TRANSACTIONS ON EDUCATION
- Volume
- 55
- Number
- 3
- Start Page
- 341
- End Page
- 348
- URI
- https://scholar.korea.ac.kr/handle/2021.sw.korea/107755
- DOI
- 10.1109/TE.2011.2175227
- ISSN
- 0018-9359
- Abstract
- This paper presents a pipelined CPU design project with a field programmable gate array (FPGA) system in a computer architecture course. The class project is a five-stage pipelined 32-bitMIPS design with experiments on the Altera DE2 board. For proper scheduling, milestones were set every one or two weeks to help students complete the project on time. The goal of the project is to educate students effectively via hands-on learning, rather than having them achieve a complete and flawless CPU design. This study reveals that 21 MIPS instructions are enough to achieve the purpose. With the addition in 2010 of the properly enforced scheduling and the FPGA system, many more students successfully completed the class project than was the case in 2009. A student survey and the independent samples t-test reveal the effectiveness of the methodology with the FPGA system. This work differs from previous work in that the devised project requires the implementation of a real CPU instead of utilizing simulators or just experimenting with ready-made complete CPU models.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - Graduate School > Department of Computer Science and Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.