A Reconfigurable FIR Filter Architecture to Trade Off Filter Performance for Dynamic Power Consumption
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Seok-Jae | - |
dc.contributor.author | Choi, Ji-Woong | - |
dc.contributor.author | Kim, Seon Wook | - |
dc.contributor.author | Park, Jongsun | - |
dc.date.accessioned | 2021-09-07T05:41:24Z | - |
dc.date.available | 2021-09-07T05:41:24Z | - |
dc.date.created | 2021-06-19 | - |
dc.date.issued | 2011-12 | - |
dc.identifier.issn | 1063-8210 | - |
dc.identifier.uri | https://scholar.korea.ac.kr/handle/2021.sw.korea/111050 | - |
dc.description.abstract | This paper presents an architectural approach to the design of low power reconfigurable finite impulse response (FIR) filter. The approach is well suited when the filter order is fixed and not changed for particular applications, and efficient trade-off between power savings and filter performance can be made using the proposed architecture. Generally, FIR filter has large amplitude variations in input data and coefficients. Considering the amplitude of both the filter coefficients and inputs, the proposed FIR filter dynamically changes the filter order. Mathematical analysis on power savings and filter performance degradation and its experimental results show that the proposed approach achieves significant power savings without seriously compromising the filter performance. The power savings is up to 41.9% with minor performance degradation, and the area overhead of the proposed scheme is less than 5.3% compared to the conventional approach. | - |
dc.language | English | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.subject | ALGORITHM | - |
dc.title | A Reconfigurable FIR Filter Architecture to Trade Off Filter Performance for Dynamic Power Consumption | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Seon Wook | - |
dc.contributor.affiliatedAuthor | Park, Jongsun | - |
dc.identifier.doi | 10.1109/TVLSI.2010.2088142 | - |
dc.identifier.scopusid | 2-s2.0-80455134735 | - |
dc.identifier.wosid | 000296459300008 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.19, no.12, pp.2221 - 2228 | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | - |
dc.citation.title | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | - |
dc.citation.volume | 19 | - |
dc.citation.number | 12 | - |
dc.citation.startPage | 2221 | - |
dc.citation.endPage | 2228 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | ALGORITHM | - |
dc.subject.keywordAuthor | Approximate filtering | - |
dc.subject.keywordAuthor | low power filter | - |
dc.subject.keywordAuthor | reconfigurable design | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
(02841) 서울특별시 성북구 안암로 14502-3290-1114
COPYRIGHT © 2021 Korea University. All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.