A Reconfigurable FIR Filter Architecture to Trade Off Filter Performance for Dynamic Power Consumption
- Authors
- Lee, Seok-Jae; Choi, Ji-Woong; Kim, Seon Wook; Park, Jongsun
- Issue Date
- 12월-2011
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- Keywords
- Approximate filtering; low power filter; reconfigurable design
- Citation
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.19, no.12, pp.2221 - 2228
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Volume
- 19
- Number
- 12
- Start Page
- 2221
- End Page
- 2228
- URI
- https://scholar.korea.ac.kr/handle/2021.sw.korea/111050
- DOI
- 10.1109/TVLSI.2010.2088142
- ISSN
- 1063-8210
- Abstract
- This paper presents an architectural approach to the design of low power reconfigurable finite impulse response (FIR) filter. The approach is well suited when the filter order is fixed and not changed for particular applications, and efficient trade-off between power savings and filter performance can be made using the proposed architecture. Generally, FIR filter has large amplitude variations in input data and coefficients. Considering the amplitude of both the filter coefficients and inputs, the proposed FIR filter dynamically changes the filter order. Mathematical analysis on power savings and filter performance degradation and its experimental results show that the proposed approach achieves significant power savings without seriously compromising the filter performance. The power savings is up to 41.9% with minor performance degradation, and the area overhead of the proposed scheme is less than 5.3% compared to the conventional approach.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > School of Electrical Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.