An Antiharmonic, Programmable, DLL-Based Frequency Multiplier for Dynamic Frequency Scaling
- Authors
- Ok, Sunghwa; Chung, Kyunghoon; Koo, Jabeom; Kim, Chulwoo
- Issue Date
- 7월-2010
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- Keywords
- Antiharmonic lock; delay-locked loop (DLL); false lock; frequency multiplication; limited locking range
- Citation
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.18, no.7, pp.1130 - 1134
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
- Volume
- 18
- Number
- 7
- Start Page
- 1130
- End Page
- 1134
- URI
- https://scholar.korea.ac.kr/handle/2021.sw.korea/116148
- DOI
- 10.1109/TVLSI.2009.2019757
- ISSN
- 1063-8210
- Abstract
- This paper describes a new delay-locked loop (DLL)-based frequency multiplier, which includes a lock controller and a phase detector to solve the false lock problem and overcome the limited locking range of conventional DLLs. By using the multiple clock phases of the DLL, the lock controller is able to indicate whether the delay time of the VCDL is within the correct locking range or not. A differentially controlled edge combiner is also proposed for the frequency multiplication. The antiharmonic DLL-based frequency multiplier, implemented in a 0.18-mu m CMOS process, occupies an active area of 0.043 mm(2), and dissipates 36.7 mW at 1.7 GHz. The measured root mean square jitter and peak-to-peak jitter for the multiplied output clock at 1.7 GHz are 2.64 and 16.8 ps, respectively.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > School of Electrical Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.