Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

A Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-ProcessorsA Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors

Alternative Title
A Low-Power Network-on-Chip Architecture for Tile-based Chip Multi-Processors
Authors
Junghee Lee
Issue Date
20-5월-2016
Publisher
Association for Computing Machinery
Citation
ACM International Conference on Great Lakes Symposium on VLSI
URI
https://scholar.korea.ac.kr/handle/2021.sw.korea/29245
Conference Name
ACM International Conference on Great Lakes Symposium on VLSI
Place
US
Conference Date
2016-05-18
Files in This Item
There are no files associated with this item.
Appears in
Collections
School of Cyber Security > Department of Information Security > 2. Conference Papers

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Altmetrics

Total Views & Downloads

BROWSE