Unbalanced Layout Method for the 4H-SiC JBS Diode Offering Improved Tradeoff between Leakage Current and ON-Resistance
- Authors
- Geum, Jongmin; Kyoung, Sinsu; Sung, Man Young
- Issue Date
- 8월-2016
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- Keywords
- JBS diode; off-state leakage current; on-resistance; unbalanced layout method; RSBD
- Citation
- IEEE ELECTRON DEVICE LETTERS, v.37, no.8, pp.1045 - 1047
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEEE ELECTRON DEVICE LETTERS
- Volume
- 37
- Number
- 8
- Start Page
- 1045
- End Page
- 1047
- URI
- https://scholar.korea.ac.kr/handle/2021.sw.korea/87997
- DOI
- 10.1109/LED.2016.2584659
- ISSN
- 0741-3106
- Abstract
- Two critical issues in the electrical characteristics of the 4H-SiC junction barrier Schottky (JBS) diode are the OFF-state leakage current and the ON-resistance, which are in a tradeoff relationship. To overcome the limitations resulting from these electrical characteristics, an unbalanced layout method is proposed in this letter. It can be verified that the difference in the mobility at the sides and at the center of the chip is because of the temperature distribution in JBS discrete devices. Hence, a JBS discrete device chip using the unbalanced layout method is fabricated, which has a higher ratio of Schottky barrier diode, which is ratio of the junction area: Schottky area in one cell, at the sides of the chip than at the center. The OFF-state leakage current of the unbalanced layout design is 100 times smaller than that of the reference model, for the same ON-state current.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > School of Electrical Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.