상세 보기

김철우 프로필 사진

김철우

KIM, Chul woo

공과대학

전기전자공학부

e-mail

Phone

Website

연도별 연구 활동 현황

선택된 필터

article
conference
book

전체 193건 중 161번부터 170번까지의 결과를 표시합니다.

Conference

A low spurious 14.4mW 1.8GHz CMOS FVC-based clock generator for portable SoC processors

KIM, Chulwoo

Conference

250Mbps-5Gbps Wide-Range CDR with Digital Vernier Phase Shifting and Dual Mode Control in 0.13um CMOS

KIM, Chulwoo

대한민국

Conference

Low-power Architecture for A 6-bit 1.6GS/s Flash A/D Converter

KIM, Chulwoo

미국

Conference

An Anti-Harmonic,Programmable DLL-Based Frequency Multiplier for Dymanic Frequency Scaling

KIM, Chulwoo

대한민국

Conference

New Current Sense Amplifier for High Density DRAM and PIM Architectures

KIM, Chulwoo

Conference

A 1.6V 1.4Gbps/pin Consumer DRAM with Self-Dynamic Voltage Scaling Technique in 44nm CMOS Technology

KIM, Chulwoo

미국

Conference

A Low-Swing Clock Double Edge-Triggered Flip-Flop

KIM, Chulwoo

Conference

Charge-Sharing-Promblem Reduced Split-Path Domino Logic

KIM, Chulwoo

Conference

임베디드 응용 프로그램 분석

KIM, Chulwoo

Conference

Noise-Aware Domino Logic Design for Deep Submicron Technology

KIM, Chulwoo

처음 이전 161718 19 20 다음 끝

상세 보기

김철우

자료 필터

자료유형

발행연도

키워드

언어

선택된 필터

A low spurious 14.4mW 1.8GHz CMOS FVC-based clock generator for portable SoC processors

250Mbps-5Gbps Wide-Range CDR with Digital Vernier Phase Shifting and Dual Mode Control in 0.13um CMOS

Low-power Architecture for A 6-bit 1.6GS/s Flash A/D Converter

An Anti-Harmonic,Programmable DLL-Based Frequency Multiplier for Dymanic Frequency Scaling

New Current Sense Amplifier for High Density DRAM and PIM Architectures

A 1.6V 1.4Gbps/pin Consumer DRAM with Self-Dynamic Voltage Scaling Technique in 44nm CMOS Technology

A Low-Swing Clock Double Edge-Triggered Flip-Flop

Charge-Sharing-Promblem Reduced Split-Path Domino Logic

임베디드 응용 프로그램 분석

Noise-Aware Domino Logic Design for Deep Submicron Technology