상세 보기

김철우 프로필 사진

김철우

KIM, Chul woo

공과대학

전기전자공학부

e-mail

Phone

Website

연도별 연구 활동 현황

선택된 필터

article
conference
book

전체 193건 중 151번부터 160번까지의 결과를 표시합니다.

Conference

A 0.004mm2 Portable Multiphase Clock Generator Tile for 1.2GHz RISC Microprocessor

KIM, Chulwoo

Conference

Small-Area High-Accuracy ODT/OCD by calibration of Global On-Chip for 512M GDDR5 application

KIM, Chulwoo

미국

Conference

An All Digital Time Amplifier with Interpolation Scheme for Low Gain Variation

KIM, Chulwoo

대한민국

Conference

A Low-Power Reduced Swing Single Clock Flip-Flop

KIM, Chulwoo

Conference

A 366kS/s 400uW 0.0013mm2 Frequency-to-Digital Converter Based CMOS Temperature Sensor Utilizing Multiphase Clock

KIM, Chulwoo

미국

Conference

Differential Pass Transistor Pulsed Latch

KIM, Chulwoo

Conference

A 10MHz to 315MHz Cascaded Hybrid PLL with Piecewise Linear Calibrated TDC

KIM, Chulwoo

미국

Conference

A 1.5 GHz Spread Spectrum Clock Generator with 5000ppm Piecewise Linear Modulation

KIM, Chulwoo

미국

Conference

A 7 ps Jitter 0.053 mm2 Fast-Lock All-Digital DLL with Wide-Range and High-Resolution All Digital DCC

KIM, Chulwoo

Conference

A 7.7mW/1.0ns/1.35V Delay Locked Loop with Racing Mode and OA-DCC for DRAM interface

KIM, Chulwoo

프랑스

처음 이전 151617 18 19 다음 끝

상세 보기

김철우

자료 필터

자료유형

발행연도

키워드

언어

선택된 필터

A 0.004mm2 Portable Multiphase Clock Generator Tile for 1.2GHz RISC Microprocessor

Small-Area High-Accuracy ODT/OCD by calibration of Global On-Chip for 512M GDDR5 application

An All Digital Time Amplifier with Interpolation Scheme for Low Gain Variation

A Low-Power Reduced Swing Single Clock Flip-Flop

A 366kS/s 400uW 0.0013mm2 Frequency-to-Digital Converter Based CMOS Temperature Sensor Utilizing Multiphase Clock

Differential Pass Transistor Pulsed Latch

A 10MHz to 315MHz Cascaded Hybrid PLL with Piecewise Linear Calibrated TDC

A 1.5 GHz Spread Spectrum Clock Generator with 5000ppm Piecewise Linear Modulation

A 7 ps Jitter 0.053 mm2 Fast-Lock All-Digital DLL with Wide-Range and High-Resolution All Digital DCC

A 7.7mW/1.0ns/1.35V Delay Locked Loop with Racing Mode and OA-DCC for DRAM interface