Logic and memory characteristics of an inverter comprising a feedback FET and a MOSFET
- Authors
- Lim, Eunhyeok; Son, Jaemin; Cho, Kyoungah; Kim, Sangsig
- Issue Date
- 1-Jun-2022
- Publisher
- IOP Publishing Ltd
- Keywords
- inverter; feedback field-effect transistors; positive feedback loop; memory; hysteresis characteristic
- Citation
- SEMICONDUCTOR SCIENCE AND TECHNOLOGY, v.37, no.6
- Indexed
- SCIE
SCOPUS
- Journal Title
- SEMICONDUCTOR SCIENCE AND TECHNOLOGY
- Volume
- 37
- Number
- 6
- URI
- https://scholar.korea.ac.kr/handle/2021.sw.korea/141698
- DOI
- 10.1088/1361-6641/ac6a71
- ISSN
- 0268-1242
- Abstract
- In this study, we design an inverter comprising a p-channel feedback field-effect transistor (p-FBFET) and an n-channel metal-oxide-semiconductor field-effect transistor and examine its logic and memory characteristics. For the transition of inverter from the logic '0' ('1') state to '1' ('0') state, the gain is 2001.6 V/V (1992.4 V/V). The steep switching characteristics and high on/off current ratio of the p-FBFET contribute to the high inverter gains. For an inverter with zero static power consumption, the logic states remain for more than 500 s. The long retention time allows the inverter proposed in this study to be applicable to logic-in-memory.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > School of Electrical Engineering > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholar.korea.ac.kr/handle/2021.sw.korea/141698)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.