A 2D material-based floating gate device with linear synaptic weight update
- Authors
- Park, Eunpyo; Kim, Minkyung; Kim, Tae Soo; Kim, In Soo; Park, Jongkil; Kim, Jaewook; Jeong, YeonJoo; Lee, Suyoun; Kim, Inho; Park, Jong-Keuk; Kim, Gyu Tae; Chang, Jiwon; Kang, Kibum; Kwak, Joon Young
- Issue Date
- 28-12월-2020
- Publisher
- ROYAL SOC CHEMISTRY
- Citation
- NANOSCALE, v.12, no.48, pp.24503 - 24509
- Indexed
- SCIE
SCOPUS
- Journal Title
- NANOSCALE
- Volume
- 12
- Number
- 48
- Start Page
- 24503
- End Page
- 24509
- URI
- https://scholar.korea.ac.kr/handle/2021.sw.korea/50757
- DOI
- 10.1039/d0nr07403a
- ISSN
- 2040-3364
- Abstract
- Neuromorphic computing is of great interest among researchers interested in overcoming the von Neumann computing bottleneck. A synaptic device, one of the key components to realize a neuromorphic system, has a weight that indicates the strength of the connection between two neurons, and updating this weight must have linear and symmetric characteristics. Especially, a transistor-type device has a gate terminal, separating the processes of reading and updating the conductivity, used as a synaptic weight to prevent sneak path current issues during synaptic operations. In this study, we fabricate a top-gated flash memory device based on two-dimensional (2D) materials, MoS2 and graphene, as a channel and a floating gate, respectively, and Al2O3 and HfO2 to increase the tunneling efficiency. We demonstrate the linear weight updates and repeatable characteristics of applying negative/positive pulses, and also emulate spike timing-dependent plasticity (STDP), one of the learning rules in a spiking neural network (SNN).
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > School of Electrical Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.