In depth characterization of electron transport devices in 14 nm FD-SOI CMOS
- Authors
- Shin, Minju; Shi, Ming; Mouis, Mireille; Cros, Antoine; Josse, Emmanuel; Kim, Gyu-Tae; Ghibaudo, Gerard
- Issue Date
- 10월-2015
- Publisher
- PERGAMON-ELSEVIER SCIENCE LTD
- Keywords
- UTBB; FD-SOI; High-k/metal gate stack; Neutral defects
- Citation
- SOLID-STATE ELECTRONICS, v.112, pp.13 - 18
- Indexed
- SCIE
SCOPUS
- Journal Title
- SOLID-STATE ELECTRONICS
- Volume
- 112
- Start Page
- 13
- End Page
- 18
- URI
- https://scholar.korea.ac.kr/handle/2021.sw.korea/92236
- DOI
- 10.1016/j.sse.2015.02.012
- ISSN
- 0038-1101
- Abstract
- In this paper, carrier transport properties in highly scaled (down to 14 nm-node) FDSOI CMOS devices are presented from 77 K to 300 K. At first, we analyzed electron transport characteristics in terms of different gate-oxide stack in NMOS long devices. So, we found that SOP and RCS can be the dominant contribution of additional mobility scatterings in different temperature regions. Then, electron mobility degradation in short channel devices was deeply investigated. It can be stemmed from additional scattering mechanisms, which were attributed to process-induced defects near source and drain. Finally, we found that mobility enhancement by replacing Si to SiGe channel in PMOS devices was validated and this feature was not effective anymore in sub-100 nm devices. The critical lengths were around 50 nm and 100 nm for NMOS and PMOS devices, respectively. (C) 2015 Published by Elsevier Ltd.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > School of Electrical Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.