Detailed Information
Cited 0 time in 
Cited 0 time in 
Cited 0 time in
Metadata Downloads
Low-temperature electrical characterization of junctionless transistors
- Authors
- Jeon, Dae-Young; Park, So Jeong; Mouis, Mireille; Barraud, Sylvain; Kim, Gyu-Tae; Ghibaudo, Gerard
- Issue Date
- 2월-2013
- Publisher
- PERGAMON-ELSEVIER SCIENCE LTD
- Keywords
- Junctionless transistors (JLTs); Scattering mechanisms; Implantation induced defects; Flat-band voltage (V-fb); Threshold voltage (V-th)
- Citation
- SOLID-STATE ELECTRONICS, v.80, pp.135 - 141
- Indexed
- SCIE
SCOPUS
- Journal Title
- SOLID-STATE ELECTRONICS
- Volume
- 80
- Start Page
- 135
- End Page
- 141
- ISSN
- 0038-1101
- Abstract
- The electrical performance of junctionless transistors (JLTs) with planar structures was investigated under low-temperature and compared to that of the traditional inversion-mode (IM) transistors. The low-field mobility (mu(o)) of JLT devices was found to be limited by phonon and neutral defects scattering mechanisms for long gate lengths, whereas scattering by charged and neutral defects mostly dominated for short gate lengths, likely due to the defects induced by the source/drain (S/D) implantation added in the process. Moreover, the temperature dependence of flat-band voltage (V-fb), threshold voltage (V-th) and subthreshold swing (S) of JLT devices was also discussed. (C) 2012 Elsevier Ltd. All rights reserved.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - College of Engineering > School of Electrical Engineering > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.